## HOW TO CREATE A NEW XILINX IMPACT PROJECT FOR THE RAPTOR ENGINEERING VDFPGA BOARD

1. Launch Xilinx iMPACT 10.1 or above. If a warning message pops up, ignore it and click OK.

You should now see this window:

😺 імраст		_ a ×
File Edit View Operations Options	<u>D</u> utput Debug <u>W</u> indow <u>H</u> elp	
] <mark>] ⊅</mark> 🖥 🕺 🖻 🏔 🕻 🖬 🕻 1 🖬 🕯 📜 🗄	1: [# # 0 <b>% %</b>	
×		
Boundary Scan		
SlaveSerial		
Beleamap		
B Direct SPI Configuration	iMDACT Project	
SystemACE		
PROM File Formatter	I want to	
	C load most recent project default inf	Browse
		DIONSEM
	Load most recent project file when IMPAC	l'starts
Modes	🙃 create a new project (.ipf) default.ipf	Browse
×		
	OK Cancel	
Operations	htt	<u>p://www.xilinx.com</u>
X Malgama to iMDACT		
iMPACT Version: 10.1.03		
1		×
Output / Error / Warning /		

2. Select "create a new project" and click OK. A new dialog will pop up:

😵 impact -	/default.ipf	_ 8 ×
File Edit View Operations Op	<u>t</u> ions <u>O</u> utput Debug <u>W</u> indow <u>H</u> elp	
] 🆻 🗟 🖬 🛱 🗙 🛱 💥 🚦	:::(O::(# #0[ <b>%</b>   <b>%</b> ]	
	iMPACT - Welcome to iMPACT	
Boundary Scan     SaveSerial     SelectMAP     SelectMAP     SelectSPI Configuration     SystemACE     SPStemACE     SPCM File Formatter	Please select an action from the list below Configure devices using Boundary-Scan (JTAG) Automatically connect to a cable and identify Boundary-Scan chain  C Prepare a PROM File C Prepare a System ACE File	
Modes	Prepare a Boundary-Scan File     SVF     SVF     Configure devices     Using Slave Serial mode	
Operations		http://www.xilinx.com
Welcome to iMPACT iMPACT Version: 10.1.		el
		<u>•</u>
I (ouput <u>Alenoi</u> (Waining)		

3. Make sure the highlighted options are selected and click "Finish".

You will now be prompted for the location of the configuration files for each device on the board, starting with the FLASH PROM:

🥵 impact - /d	lefault.inf - [Boundary Scan]
File Edit View Operations Out	tout Debug Window Help -
≱E X66×[#%∷:	
×	
- SB Boundary Scan - SB SlaveSerial - SS SelectMAP - SD Desktop Configuration - SD Direct SPI Configuration - Sy SystemACE	TDI         Етиля         Етиля         Етиля         Етиля           xc132p         xc3s1400a         xc3s1400a         xc3s1400a         xc3s1400a
ROM File Formatter	file ? file ? file ? file ? file ?
	Sector State Sector Sec
	Look in: 🔄 foga camera reference design/bitstreams/ 🗸 😓 🔃 🏥
Modes	
×	
Available Operations are:	
	File <u>n</u> ame: Open
	File type: All Design Files (*.mcs *.exo *.isc *.bsd)
	Cancel All Bypass
	G None
Operations	C Enable Programming of SPI Flash Device Attached to this FPGA
×1	C Enable Programming of BPI Flash Device Attached to this FPGA
<pre>Flapsed time = 0 se // *** BATCH CMD : ident // ***</pre>	c. III
Utput Error Warning	
	Configuration Platform Cable USB 6 MHz us

The currently selected device is shown in green. The default configuration files are available in the folders vdfpga\_camera\_reference\_design/ and vdfpga\_camera\_reference\_design/bitstreams/

- 4. You will need to give iMPACT the configuration files in the following sequence:
  - 1. [FLASH PROM] vdfpga\_camera\_reference\_design/falcon2\_download.mcs
  - 2. [FPGA 1] vdfpga\_camera\_reference\_design/bitstreams/falcon\_fpga\_1.bit
  - 3. [FPGA 2] vdfpga\_camera\_reference\_design/bitstreams/falcon\_fpga\_2.bit
  - 4. [FPGA 3] vdfpga\_camera\_reference\_design/bitstreams/falcon\_fpga\_3.bit
  - 5. [FPGA 4] vdfpga\_camera\_reference\_design/bitstreams/falcon\_fpga\_4.bit
- 5. When you have selected the above files, one last dialog will pop up. Simply click OK.
- 6. You now need to set the programming options. From the Edit menu select Preferences:

😺 imp/	ACT -	- [Bo	undary S	ican]					_ 8 ×
🛞 <u>F</u> ile 🛛	Edit View Operations (	Output Debug W	<u>(</u> indow <u>H</u>	lelp					_181×
] 🆻 🖥		Ctrl+X	# 0	🧼 😽					
		Ctri+C e	to select o	perations					
+ <b>6</b>	Paste	Ctrl+V							
-:::S-	<u>D</u> elete			THUNK	ST XUINY	THINK	ST THE INF		
-:::C	Select All	Ctrl+A						]	
-80	U <u>n</u> select All	Ctrl+U	f32p	xc3s1400a	xc3s1400a	xc3s1400a	xc3s1400a		
	Add Device	► 2	_down	falcon_fpga_1	main.bit	falcon_fpga_3	falcon_fpga_4		
	E Assign Configuration F	ile Ctrl+G						-	
	Change Location								
	Set Programming Prop	oerties							
 Madaa	Set Erase Properties								
Modes	😵 Launch <u>W</u> izard								
$\epsilon$	Preferences		$\mathbf{D}$						
Avulabre	operations are.								

7. Select "Use HIGHZ instead of BYPASS" and click OK:

Preferences - Configuration P	references	? 🗆 🗙
<u>C</u> ategory		
Console	Set the behavior of configuration operations	
<ul> <li>WMPACT</li> <li>File Generation Controls</li> <li>XilinxUpdate</li> <li>Proxy Settings</li> </ul>	Configuration Error Handling Stop On Fail Startup Clock (FPGA) Automatic Correction SPI Byte Swap Automatic Correction Concurrent Mode (CPLD_PROM) Use HIGHZ Instead of BYPASS Automatic Checksum Insertion (CPLD_PROM) Show Erase Before Programming Option Dialog Show Revision Properties Query Dialog Show Direct SPI Programming Reminder	
	OK Cancel <u>A</u> pply	Help

Congratulations! You have now completed initial setup of the iMPACT project. Be sure to save it.

To program a device, right-click on the device you wish to program and select Program. Click OK on the dialog that pops up, and you should see a blue "Program Succeeded" message.

The recommended programming sequence is to reprogram the slave FPGA(s) 1-3 as desired, and then reprogram FPGA4 with the master bit file. The master [FPGA4] will re-load its control program from the FLASH PROM and you will then be able to reconnect to the VDFPGA board with the Falcon Client.

## Technical explanation for the configuration changes and programming sequence:

Because there are multiple FPGAs connected to each other, the programming control pins of the FPGA in question may be driven to an incorrect value by its neighbor(s). Checking the HIGHZ option deactivates the other devices' output drivers, essentially isolating the device to be programmed.

However, this introduces a different problem. When the clock generator inside FPGA3 is disconnected, FPGA4 and all connected peripherals stop receiving clock signals and lose state. Thus, FPGA4 must always be reprogrammed last, both to restart the Microblaze processor and to reconfigure the peripherals.